ROM Compiler IP, UMC 28nm HPC process
Overview
UMC 28nm HPC process Via ROM compiler
Technical Specifications
Foundry, Node
UMC 28nm HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- SMIC 0.15umLV Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- SMIC 0.25um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler