Reset Verification IP (VIP)

Overview

Reset Verification IP can be used to generate reset signals in testbench.

There is no license required to use Reset VIP.

Key Features

  • SystemVerilog interface based
  • Supports master mode and pass-through mode
  • Example design delivered in IP integrator

Technical Specifications

×
Semiconductor IP