Power Supply Droop Detector on TSMC CLN3E

Overview

The Droop Detector macro addresses SOC power supply and other voltage droop monitoring needs in a fully integrated easy-to-use macro. The Droop Detector macro includes an internal bandgap style voltage reference circuit which is used as a trimmed reference to compare the sampled input voltage against. The Droop Detector macro is a synchronous with latched output. Only when the monitored voltage input has exceeded a user-selected voltage level will the Droop Detector output signal indicate that a violation is detected.

The Droop Detector outputs a core logic level signal, with a high level representing a droop or continuous voltage above the selected value, and a low level representing a droop or continuous voltage below the selected value.

Specifications Description Min Typ Max Units Trigger Voltage Range 0.495 1.05 V Sensitivity 750 uV Operating Frequency 3 GHz Startup Time 10 us Area (Primary Droop Detector) 0.023 sq.mm Area (Additional Droop Detector) 0.012 sq.mm Total Power (each Droop Detector) 6 mA Output Load (Core level logic) 50 fF Operational Voltage (Digital, VDD) 0.495 0.75 1.05 V Operational Voltage (Analog, VDDA) 1.08 1.2 1.32 V Operational Temperature -40 25 125 C

Key Features

  • Integrated voltage reference for stand-alone operation
  • Easy to integrate with no additional components or special power requirements
  • Easy to use and configure
  • Programmable droop detection levels
  • Low power
  • Implemented with Analog Bits’ proprietary architecture
  • Requires no additional on-chip macros, minimizing power consumption

Technical Specifications

Foundry, Node
TSMC CLN3E
TSMC
Pre-Silicon: 3nm
×
Semiconductor IP