The block consists of voltage detector, power on reset and NOR3 gate.
The voltage detector is a comparator that compares input voltage with reference voltages.
The power on reset is a special circuit that generates a signal after rising supply voltage required for the initial state of the triggers.
The block is designed on Global Foundries CMOS 55nm technology.
Power on Reset with detector
Overview
Key Features
- Global Foundries CMOS 55nm
- Low current consumption
- Small area
Applications
- Power on reset
- Supply voltage level detector
Deliverables
- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Behavioral model (for functional verification)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
Global Foundries CMOS 55nm
Maturity
silicon proven
Availability
Now
GLOBALFOUNDRIES
Silicon Proven:
55nm
Related IPs
- Power On Reset (Vcc=1.8v,Reset Time=1,2,3 Sec)
- Highest code density, Low Power 32-bit Processor with optional DSP
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Power on Reset
- GSMC 0.18um 3.3V Power on Reset
- GLOBALFOUNDRIES 40nm LP 2.5V/1.1V Power on Reset