Power input 3.3V, Comparator , UMC 55nm uLP/HVT Low-K Logic Process Ultra High Density (6T) C60 Core Cell Library
Overview
Power input 3.3V, Comparator , UMC 55nm uLP/HVT Low-K Logic Process Ultra High Density (6T) C60 Core Cell Library
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- Power input 3.3V, Comparator ; UMC 55nm SST uLP/HVT Low-K Logic Process
- UMC 55nm ULP/HVT Low-K Logic Process Process 6-track Powerslash Cell Library (C60). W/O deep Nwell
- UMC 55nm ULP/HVT Low-K Logic Process Process 6-track Powerslash Cell Library (C60) w/ Forward Bias. W/ deep Nwell
- High Performance / Low Power Microcontroller Core
- Ultra low power C-programmable DSP core