Navigating the Complexity of Address Translation Verification in PCI Express 6.0
Geeta Arora, Cadence
Vendor:
PrimeSoC Technologies
Category:
PCI Express
PCIE Gen6 digital controller (End Point)
PCIE is a layered protocol high speed interconnect interface supporting speeds up to 64GT/S and multi lanes and links.
Overview
PCIE is a layered protocol high speed interconnect interface supporting speeds up to 64GT/S and multi lanes and links. The layers specified in PCIE specification Transport, Datalink, Physical layers (digital packet) are implemented in PRIMEXPRESS IP along with PIPE interface logic connecting to PHY and AXI Bridging logic to connect to applications.
Key features
- Compliant wiPCIE Gen 6 Spec.
- Compliant wiPipe 5.X Spec.
- PrimeSOC’s PCIE Gen 6.O Core supports Flit and non – Flit Mode.
- Supports X16, X8, X4, X2, X1 Lane Configuration.
- AXI MM and Streaming supported.
- Supports Gen 1, Gen 2, Gen 3, Gen 4, Gen 5, Gen 6 modes.
- Data rate support of 2.5 GT/s, 5 GT/s, 8 GT/s, 16 GT/s, 32 GT/s, 64 GT/s.
- PAM support when operating at 64GT/s
- 8b/10b,128b/130b,1b/1b encoding , decoding support.
- Supports serdes and non – serdes architecture.
- Optional DMA support as plugin module.
- Support for alternate negotiation protocol.
- Lane polarity thru register control.
- Lane deskew supported.
- Support for L1 states.
- L0P Supported.
- SKP OS add/removal.
- SRIS mode supported.
- No equalization support thru configuration.
- Deemphasis negotiation support at 5GT/s.
- EI inferences in all modes.
- PTM, OBFF, MSI, MSIX, Power management and all message format supports.
What’s Included?
- Verilog soft IP
- Sample testbench
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
PRIMEEXPRESS
Vendor
PrimeSoC Technologies
Provider
PrimeSoC Technologies
HQ:
India
Primesoc Technologies is a Proprietorship Fabless semiconductor company located in Chennai, India , focused on creating First pass silicons and meeting timing in FPGA's. Predominantly focussed on developing High speed internet cores running at 1Ghz frequency and multi lanes. We have expert engineers with 20+ years of experience in developing digital controller cores and providing success silicons.We also validate all our IPs developed using Xilinx and other FPGA platforms and ensure lint clean and synthesis timing met digital controller cores. Being PHY agnostic, we work with any PHY partners to make our digital controller cores matured.
Learn more about PCI Express IP core
How PCI Express Gives AI Accelerators a Super-Fast Jolt of Throughput
Madhumita Sanyal, Synopsys
PCIe 6.0 - All you need to know about PCI Express Gen6
PCI Express 5 vs. 4: What's New? [Everything You Need to Know]
Complete Interface Solution for PCI Express 5.0 Launched
Doubling Bandwidth in Under Two Years: PCI Express Base Specification Revision 5.0, Version 0.9 is Now Available to Members
Al Yanes, PCI-SIG President and Chairman
Frequently asked questions about PCIe IP cores
What is PCIE Gen6 digital controller (End Point)?
PCIE Gen6 digital controller (End Point) is a PCI Express IP core from PrimeSoC Technologies listed on Semi IP Hub.
How should engineers evaluate this PCI Express?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCI Express IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.