PCI Express Gen2 PHY IP, PCIe Gen-2, 4 Lanes, UMC 90nm SP process
Overview
4x lane PCI Express Gen II PHY, UMC 90nm SP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 90nm SP
UMC
Pre-Silicon:
90nm
SP
Related IPs
- PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 55nm SP process
- PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 90nm SP process
- 7 Series Gen2 Integrated Block for PCI Express (PCIe)
- AXI Memory Mapped to PCI Express (PCIe) Gen2
- PCIe Controller IP, PCIe Gen-2 with the AHB interface, x1 Lanes, Soft IP
- PCIe Controller IP, PCIe Gen-2 with the AXI interface, x4 Lanes, Soft IP