ADPCM (Adaptive Differential Pulse Code Modulation) is used for speech compression of 64 kbit/s PCM data. The ADPCM algorithm is standardized as ITU standard G.721 and G.726. Fields of application range from classical voice based telecommunication (POTS) to industrial speech storage or speech output systems. The advantage of ADPCM is the compareable small computation effort required while delivering very good speech quality.
Our parametrizeable ADPCM IP core is technology independent and may thus be used for FPGA as well as for ASIC designs. The ADPCM IP core is parametrizeable in the number of channels to be processed. The format of the PCM signal may be defined either on a per channel basis or globally. For reducing the complexity one may skip to synchronous coding adjustment unit. This is useful for many industrial and consumer solutions.
Parametrizeable ADPCM IP Core
Overview
Key Features
- completely compatible to ITU standard G.726
- ITU standard G.727 solution available on demand
- selectable bit rate of 16/24/32/40 kbit/s per channel
- parametrizeable number of channels
- law coded or linear PCM selectable per channel
- each channel may be used either as encoder or decoder
- technology independent design
- designed for usage with all popular FPGA-families from Altera and Xilinx
- e.g. 64 channels Altera APEX-E (EP20K200EBC356-1): 3253 LEs and 11 ESBs
- serial and parallel interfaces available
- every interface avilable on demand
- single clock signal, fully synchronous circuit
Technical Specifications
Availability
Now
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- Vector Graphics IP core supporting OpenVG1.1 subset
- 10G/25GBASE-R PCS+KR4 FEC IP Core
- ARINC818 controller Transmitter and Receiver IP core