OFDM Analog Front End(AFE) , UMC 55nm LP Low-K Logic Process
Overview
OFDM Analog Front End(AFE) , UMC 55nm LP Low-K Logic Process
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
55nm
Related IPs
- OFDM Analog Front End(AFE) , UMC 55nm LP Low-K Logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
- Single Wire Protocol (SWP) Master Analog Front End (AFE) compliant with the ETSI 102.613 standard
- Single Wire Protocol (SWP) Slave Analog Front End (AFE) compliant with the ETSI 102.613 standard
- ISO/IEC 15693 dual-interface Analog Front End (AFE) for Integrated Circuit Card (ICC)