Octal SPI Controller – XIP functionality (SINGLE, DUAL, QUAD and OCTAL SPI Bus Controller with Double Data Rate support) and DMA Support
Overview
Octal SPI master is full-featured, easy-to-use, synthesizable design, compatible with standard protocol of Macronix (MX66LM1G45G) Octal SPI REV.1.0 specification. Through its octal SPI master compatibility, it provides a simple interface to a wide range of low-cost devices. OCTAL SPI Master IP is proven in FPGA environment. The host interface of the OCTAL SPI master can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
Key Features
- Full Octal SPI Master Functionality
- Fast frequency support (Up to 133MHz)
- Compliant to the SPI de-facto standard
- Single, dual, quad, and octal serial data lines
- Software programmable transmission formats (CPOL and CPHA)
- Up to 16 slaves supported under master control
- Configurable SPI transfers
- Fast sampling clock input for the SPI transfers
- SPI Block Specs compliant
- FIFOs used for transferring data (configurable depth)
- Full duplex operation
- LSB or MSB mode
- 8-bit, 16-bit, 24-bit, and 32-bit synchronous serial transmission
- Software programmable SCLK rate
- Supports DMA/HCI (Host controller Interface) mode of operation.
- Interrupt control
- Fully synthesizable
- Static synchronous design
- Positive edge clocking and no internal tri-states
- Scan test ready
- Simple interface allows easy connection to microprocessor/microcontroller devices.
Deliverables
- The Octal SPI master interface is available in Source and netlist products.
- The Source product is delivered in plain text Verilog. If needed VHDL, SystemC code can also be provided.
- Easy to use Verilog Test Environment with Verilog Testcases
- Lint, CDC, Synthesis, Simulation Scripts with waiver files
- IP-XACT RDL generated address map
- Firmware code and Linux driver package
- Documentation contains User's Guide and Release notes.
Technical Specifications
Related IPs
- FSPI Controller – XIP functionality (SINGLE, DUAL, QUAD and OCTAL SPI Bus Controller with Double Data Rate support)
- QSPI FLASH Controller – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)
- Serial Peripheral Interface – Master/Slave with Octal, Quad, Dual and Single SPI Bus support
- SPI FLASH Controller with Execute in place – XIP (SINGLE, DUAL and QUAD SPI Bus Controller with DDR / DTR support and optional AES Encryption)
- Serial Peripheral Interface - Master/Slave with single, dual and quad SPI Bus support
- Enhanced Serial Peripheral Interface – Master/Slave with single, dual, and quad eSPI Bus support for Intel CPU’s