The IntelliProp IPC-NV163A-DT NVMe Target IP core allows companies to build high speed NVMe based storage products. The IPC-NV163A-DT provides a hardware accelerated queue management interface for NVMe commands and completions as well as provides the NVMe controller register interface for host communication and controller management.
The IPC-NV163A-DT is designed to be integrated into an NVMe-compliant device application. The NVMe Target IP core manages multi-queue command fetching and completion posting via an internal controller register interface. Multi-queue command fetching is automated by state-machines internal to the IP core. As commands are fetched from host memory, the commands are filtered by type and provided to the controller application software via a simple context FIFO interface. As the controller application software completes command processing, the controller application software can complete the command via a simple completion context interface in the IP core. Once a completion context push is made to the IP core completion FIFO, the IP core internal state-machines automate the NVMe completion queue context transfer and update all pointer and phase information without software intervention. This automated command fetching and completion posting interface provides very low latency interface to the controller application software which is required for maximum IOPs and data bandwidth.
NVMe Target IP Core
Overview
Key Features
- Fully compliant to the NVM Express 1.3d industry specification
- Compliant with 3rd party PCIe Target IP cores
- Application layer (command based) interface with Processor interface
- Data Interface through FIFOs
- Processor interface for register access
- Command interrupts for user processing system
- Synthesis time maximum queue depths of up to 64k supported
- Supports up to 255 queues
- Automated PCIe interrupt generation on posting of completions
- Synchronous design for easy integration
Applications
- NVMe SSD Controllers
- NVMe fabric devices
- NVMe Bridge Systems
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- High-performance, low-power 2D composition IP core for embedded devices
- Vector Graphics IP core supporting OpenVG1.1 subset
- OpenGL® ES2.0 compatible 3D graphics IP core