Networking SerDes IP, Silicon Proven in ST 28FDSOI
Overview
The 28 Gbps SerDes PHYs are comprehensive IP solutions that deliver enterprise-class performance across the challenging signaling environments typical of networking and server systems. With high performance and multi-protocol compatibility, the PHYs support data rates from 1.25Gbps to 28 Gbps in a wide range of industry-standard interconnect protocols.
Key Features
- Networking Application SERDES
- From 1.25Gb/s to 15.5Gb/s
- From 1.25Gb/s to 28Gb/s
- Technology: 28FDSOI, 10ML
- Platform: 1 Data Slice and 1 Clock Slice
- RX(1.25G - 15.5G): Linear Equal + 4 taps DFE
- TX(1.25G - 15.5G): 6-taps FIR
- RX (1.25G - 28G): Linear Equal + 10 taps DFE
- TX (1.25G - 28G): 5-taps FIR
- Dual clock distribution bus for multi-rate operation at 15.5G
- Multiple clock distribution bus for multi-rate operation at 28G
- Wide support of Communication Standards such as CEI-6/11/S-M-LR, , CEI 28G-VSR, CEI 28G MR, XFI/SFI, XAUI/CAUI, SGMII, QSGMII, CR4, SFP+
Block Diagram
Applications
- Networking Applications
- Automotive,
- Communications
- Data Processing
- Industrial
- Medical
Technical Specifications
Foundry, Node
ST 28FDSOI
Maturity
In Production
Availability
Immediate
Related IPs
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- HDMI 2.0 Tx PHY & Controller IP, Silicon Proven in ST 28FDSOI
- MIPHY Consumer SerDes IP, Silicon Proven in ST 28FDSOI
- XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI