The SiFive Intelligence X280 is a multi-core capable RISC-V processor with vector extensions and SiFive Intelligence Extensions and is optimized for AI/ML compute at the edge.
In addition to ML inferencing, it is ideal for applications requiring high-throughput, single-thread performance while under power constraints (e.g., AR, VR, sensor hubs, IVI systems, IP cameras, digital cameras, gaming devices).
Multi-core capable RISC-V processor with vector extensions and Intelligence Extensions
Overview
Key Features
- SiFive Intelligence Extensions for ML workloads
- BF16/FP16/FP32/FP64, int8 to 64 fixed-point data types
- 512-bit vector register length:
- Variable length operations, up to 512-bits of data per cycle
- Ideal balance of control logic and data parallel compute
- Built on silicon-proven U7 series core:
- 64-bit RISC-V ISA
- 8-stage dual-issue in-order pipeline
- Coherent multi-core, Linux capable
- High performance vector memory subsystem
- Memory parallelism provides cache miss tolerance
- Virtual memory support with precise exceptions
- Up to 48-bit addressing
Block Diagram
Deliverables
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Technical Specifications
Availability
Now
Related IPs
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 2.5D Multi-Core Raster & Vector Graphics Processor for low-power SoCs with Microcontroller
- 32b/64b RISC-V 2-stage, scalar, in-order, Embedded Processor. RTOS and multi-core capable. Maps upto ARM M-4F. Optimal PPA.
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- High-performance 32-bit multi-core processor with AI acceleration engine