Vendor: SmartDV Technologies Category: MRAM / RRAM

MRAM Memory Model

MRAM Memory Model provides an smart way to verify the MRAM component of a SOC or a ASIC.

Contact Provider Request Datasheet

Overview

MRAM Memory Model provides an smart way to verify the MRAM component of a SOC or a ASIC. The SmartDV's MRAM memory model is fully compliant with standard MRAM Specification and provides the following features. Better than Denali Memory Models.

MRAM Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MRAM Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports MRAM memory devices from all leading vendors.
  • Supports 100% of MRAM protocol standard.
  • Supports all the MRAM commands as per the MR2A16A and MR0A08B specifications
  • Supports Symmetrical high-speed read and write with fast access time.
  • Supports SRAM Compatible timing
  • Supports native non-volatility
  • Supports Unlimited read and write endurance
  • Supports highly reliable data storage
  • Supports the following operating modes
    • Byte read
    • Byte write
    • Output Disabled
    • Not Selected
  • Quickly validates the implementation of the MRAM standard MR2A16A and MR0A08B.
  • Supports Flexible data bus control - 8 bit or 16 bit access.
  • Supports Flexible density of 4Mb or 16Mb
  • Checks for following
    • Check-points include power up, initialization and power off rules
    • Read/Write byte Command rules etc.,
    • All timing violations
  • Supports all types of timing and protocol violation detection..
  • Protocol checker fully compliant with MRAM Specifications MR2A16A and MR0A08B.
  • Constantly monitors MRAM behavior during simulation.
  • Protocol checker fully compliant with MRAM Specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, and timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor

Block Diagram

MRAM Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of MRAM designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the MRAM testcases.
  • Complete UVM/OVM sequence library for MRAM controller.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MRAM Memory Model
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about MRAM / RRAM IP core

How to Elevate RRAM and MRAM Design Experience to the Next Level

This article will explore the potential advantages of RRAM and MRAM in various applications and elucidate why such new technologies are imperative to address future memory demands, as well as some challenges designers may encounter in the implementation.

NVMe IP for Enterprise SSD

Most of SSD manufacturers jumped into this new storage market with flash-based technology. A second wave of products will come in the near future, using a new generation of non-volatile memories, delivering impressive speed performances compared to NandFlash memories. The SSD manufacturers will have to deal with low latency SSD controller design in order to benefit from the new NVM features, while keeping high reliability and low power consumption. This white paper proposes a solution based on a full hardware NVMe implementation, describing its architecture, implementation and characterization.

Assessing Design Space for the Device-Circuit Codesign of Nonvolatile Memory-Based Compute-in-Memory Accelerators

Unprecedented penetration of artificial intelligence (AI) algorithms has brought about rapid innovations in electronic hardware, including new memory devices. Nonvolatile memory (NVM) devices offer one such attractive alternative with ∼2× density and data retention after powering off. Compute-in-memory (CIM) architectures further improve energy efficiency by fusing the computation operations with AI model storage. Electronic characteristics of NVM devices, like resistance in the two resistance states, directly affect the circuit designers’ decisions and result in the varying performance of NVM-CIM chips.

Frequently asked questions about MRAM / RRAM IP cores

What is MRAM Memory Model?

MRAM Memory Model is a MRAM / RRAM IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MRAM / RRAM?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MRAM / RRAM IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP