Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Dillon Engineering, Inc.
Category:
Filters Transforms
MixedRadix FFT IP Core
The MixedRadix FFT IP Core uses a modular combination of radix2, 3, 5, and 7 Fast Fourier Transform (FFT) pipelined engines to pr…
Overview
The MixedRadix FFT IP Core uses a modular combination of radix2, 3, 5, and 7 Fast Fourier Transform (FFT) pipelined engines to provide discrete transforms on data frames or continuous data streams, with sample rate up to the maximum clock frequency. The engines are arranged to provide the most beneficial resource usage and data ordering for the system. The IP Core is further customized to support single or multi stream continuous throughput I/O, and any width fixed or floating point data.
Key features
- Fast Fourier Transform (FFT) for nonpower of 2 lengths.
- Any combination of radix2, 3, 5, and 7.
- Runtime selectable length within superset-Example mixed length: 32x3x5 = 480point
- Runtime selectable Forward/Inverse transform mode
- Any width fixed or floatingpoint
- Single or multi stream I/O
- Continuous processing performance
- See Table 1 for 3stream 768 point FFT.
- Customized for any order inputs and outputs
- Includes C/C++ bitaccurate model and data generator
- Model also usable from MATLAB
- Includes Verilog testbench and run scripts
Block Diagram
FFT_MIXED block diagram
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
FFT_MIXED
Vendor
Dillon Engineering, Inc.
Type
Silicon IP
Provider
Dillon Engineering, Inc.
HQ:
USA
Since 1989, Dillon Engineering, Inc. has focused on developing innovative electronic products. Dillon Engineering, Inc. designs microprocessor-based embedded systems utilizing Xilinx FPGA and ASIC technology with VHDL, Verilog, C and C++ languages. Some products include digital image processing, microprocessor emulators, PCI and Firewire Bus based systems.
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is MixedRadix FFT IP Core?
MixedRadix FFT IP Core is a Filters Transforms IP core from Dillon Engineering, Inc. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.