Vendor: SmartDV Technologies Category: Soundwire

MIPI SOUNDWIRE MASTER IIP

MIPI SoundWire interface provides full support for the two-wire MIPI SoundWire Master synchronous serial interface, compatible wi…

Contact Provider Request Datasheet

Overview

MIPI SoundWire interface provides full support for the two-wire MIPI SoundWire Master synchronous serial interface, compatible with version 1.1x MIPI SoundWire Bus specification. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. MIPI SoundWire Master IP is proven in FPGA environment.The host interface of the MIPI SoundWire Master can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

MIPI SOUNDWIRE MASTER IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with MIPI SOUNDWIRE version 1.1x Specification.
  • Full MIPI SOUNDWIRE Master functionality
  • Host can supports upto 11 slaves.
  • Supports upto 8 data lanes.
  • Supports modified-NRZI data encoding.
  • Special internal register for each devices.
  • Supports configurable data width of 8,16 and 32.
  • Supports configurable PDI count, type, command FIFO depth, data lane count, data port memories.
  • Supports clearly de-marked clock domains.
  • Supports extensive clock gating.
  • Provides bi-directional DATA line and unidirectional CLK line.
  • Enumeration for device is supported.
  • Provides Arbitration mechanism to access the port.
  • Provides limited retransmission of Messages.
  • Supports Frame layer to interleave Control space and data space in a Sub frame.
  • Supports all Core Message types.
  • User Defined protocol is supported.
  • Supports Flow control mechanism.
  • Supports Collision Detection for Message channel as well as for Data channel.
  • Supports various Error Management mechanisms.
  • -Error on Segments.
  • -Framing error.
  • -Parity error.
  • -Messaging error.
  • -Error on Synchronization.
  • -CRC error.
  • Fully synthesizable
  • Static synchronous design
  • Positive edge clocking and no internal tri-states
  • Scan test ready
  • Simple interface allows easy connection to microprocessor/microcontroller devices

Block Diagram

MIPI Soundwire Master IIP block diagram

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The MIPI SOUNDWIRE MASTER interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases.
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files.
  • IP-XACT RDL generated address map.
  • Firmware code and Linux driver package.
  • Documentation contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MIPI Soundwire Master IIP
Vendor
SmartDV Technologies
Type
Silicon IP

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about Soundwire IP core

How Arasan’s SoundWire PHY Can Elevate Your Next Audio SoC

In the race to build smaller, smarter, and more efficient devices, audio system-on-chips (SoCs) must meet increasingly demanding requirements: high fidelity, low latency, low power, and seamless integration. The SoundWire PHY from Arasan Chip Systems is engineered to meet these challenges and elevate your next audio SoC design from standard to standout.

Frequently asked questions about SoundWire IP cores

What is MIPI SOUNDWIRE MASTER IIP?

MIPI SOUNDWIRE MASTER IIP is a Soundwire IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Soundwire?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Soundwire IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP