MIPI CSI Receiver 1G/ SLVDS 1G /HiSPi 1G, 1.8V/3.3V GPI 100MHz; UMC 28nm HPC Logic Process
Overview
MIPI CSI Receiver 1G/ SLVDS 1G /HiSPi 1G, 1.8V/3.3V GPI 100MHz; UMC 28nm HPC Logic Process
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 1G IP/UDP full HW Stack Transmitter / Receiver
- PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 62/5MHz - 1GHz, UMC 0.13um HS/FSG process
- 1G to 200G High Speed Channelized Ethernet Controller MAC/PCS/FEC
- MACsec Engine, 1G to 25G, Full Duplex, Integrated