Vendor: Xilinx, Inc. Category: MIPI

MIPI CSI-2 RX Controller Subsystem

The Xilinx MIPI CSI2 Receiver Subsystem implements the Mobile Industry Processor Interface (MIPI) based Camera Serial Interface (…

Contact Provider Request Datasheet

Overview

The Xilinx MIPI CSI2 Receiver Subsystem implements the Mobile Industry Processor Interface (MIPI) based Camera Serial Interface (CSI-2) according to version 1.1 on Xilinx's UltraScale+ devices and allows users to capture raw images from MIPI CSI2 camera sensors. The CSI2 Receiver can be implemented in Xilinx UltraScale+ FPGAs without requiring expensive external D-PHY bridges. The output of the CSI2 subsystem is AXI4 based sensor data ready for image sensor processing. The subsystem allows fast selection of the top level parameters and automates most of the lower level parameterization. The AXI4 streaming interfaces makes it easy for other AXI4 based subsystems to seamlessly plug into the CSI receive controllers.

Key features

  • Support for 1 to 4 PPI Lanes
  • Line rates ranging from 80 to 1500 Mb/s
  • Multiple data type support (RAW,RGG,YUV)
  • AXI IIC support for CCI interface
  • Filtering based on Virtual Channel ID (VC)
  • Single, Dual, Quad pixel support at output
  • Interface compliant to UG934 format with support for 4K resolution imagers
  • Small resource count

Specifications

Identity

Part Number
EF-DI-MIPI-CSI-RX-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI CSI-2 RX Controller Subsystem?

MIPI CSI-2 RX Controller Subsystem is a MIPI IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP