Memory Compilers
Key Features
- Low Leakage with retention (light and deep sleep)
- Power Gating with retention and without retention
- Dual Rail (SRAM Periphery at lower Voltage)
- Combinations of above low power options
- Generate larger instances(up to 2Mbits)
- BIST solution optimized to our memories
Technical Specifications
Short description
Memory Compilers
Vendor
Vendor Name
Foundry, Node
90/80/65/55/40 to 7/6, 7+/5/5+ nm
Related IPs
- AMBA AHB Direct Memory Acess (DMA) Controller
- Quad SPI Flash Memory Controller
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR5/4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2
- I2C Controller IP – Slave, Parameterized FIFO, Hs-Mode (3.4 Mbps) AXI/AHB/APB/Avalon Buses or direct to/from Registers or Memory
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2
- Hyperbus Flash Memory Controller