The agileLDO_LP is a linear regulator, suitable for use in any low power, low current system and is designed to provide a flexible range of regulated output voltages suitable for ultra-low power systems and near-vt operating modes.
The agileLDO_LP consists of: A voltage reference generator, an error amplifier and a output current source. The regulated output voltage is fed-back into the error amplifier to maintain a constant regulated output over the specified range of input voltages and load currents.
Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Intel Foundry, Samsung Foundry, UMC and Other Foundries.
Low Power Regulator
Overview
Key Features
- Input voltage range: 1.62 to 1.98V
- Regulated output voltage: 0.825V (typical)
- Active current: 2.5mA (typical) • Powered-down current: 15nA (typical)
- Silicon area: 0.024 mm2 in 16nm technology
- PSRR: @DC: 80dB (typical), @ILOAD = 0.9*ILOAD|MAX), @f = 1MHz: 10dB (typical), @ILOAD = 0.9*ILOAD|MAX)
Benefits
- High Performance
- - Low Noise and High PSSR for noise-sensitive analog circuits
- Sense Input
- - Low Noise and High PSSR for noise-sensitive analog circuits
Block Diagram

Applications
- IoT, Security, Automotive, AI, SoCs, ASICs
Deliverables
- Datasheet
- Testing and Integration Guide
- Verilog Models
- Floorplan (LEF)
- Timing models (LIB)
- Netlist (CDL)
- Layout (GDS)
- Physical Verification Report
- Design Report
Technical Specifications
Foundry, Node
Intel
Maturity
Available on request
Availability
Now
Intel Foundry
Pre-Silicon:
16nm
Related IPs
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- OSC Crystal Oscillator Low Power Series
- Low Power PLL for TSMC 40nm ULP
- Low Dropout Linear Regulator - TSMC 0.18µ
- Low Dropout (LDO) Capless Regulator
- 5MHz-35MHz Low Power Crystal Oscillator - TSMC 0.18µ