Low noise PLL operating at up to 5GHz (40nm TSMC)
Overview
PSI5GLP_T4 is a low jitter PLL operating from 3GHz to 5GHz continuously, and with the output divider it can cover 1/2 and 1/4 speed. PSI5GLP_T4 can be used for a wide range of applications in SERDES transceivers such as XFI, 10GBASE_KR, XAUI, RXAUI, SGMII, HRIF, SFI, SATA, SAS, FC. It can also be used in many other applications for clock generation.
Key Features
- Low jitter PLL for a wide range of applications
- Output frequencies 3-5GHz, 1.5-2.5GHz and 0.75-1.25GHz
- Reference clock 50-800MHz
- Power supplies 0.9V and 1.2V
- TSMC 40nm G
Technical Specifications
Short description
Low noise PLL operating at up to 5GHz (40nm TSMC)
Vendor
Vendor Name
Foundry, Node
TSMC 40nm G
TSMC
Silicon Proven:
40nm
G
Related IPs
- Low Jitter, Up to 2.2GHz General PLL - SMIC 55nm
- Low Power PLL for TSMC 40nm ULP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN2P
- Video Scaler with Up Conversion to 4K
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU