Low Current Regulator
Overview
The Regulator is designed to power the devices that require currents upto 1mA. It is capable of providing the maximum output load current of 1mA and output voltage of 1.2V. The regulator gets the reference signal from the bandgap reference circuit. Regulator is capable of providing worst case phase margin of 41 and PSRR of -40dB.
Key Features
- Fully integrated, compact design
- 1.2V Output Voltage
- 3.3V± 10% analog and digital supply
- 80µA max. no load current consumption
- Max. Load Current – 1mA
- Area 0.056mm2
- Internal Compensation capacitor~400pF
Benefits
- PSRR at 10Mhz = -40 dB (worst case)
- PSRR at DC = -50 dB (worst case)
- Phase Margin = 41 (worst case)
- Fast time to market
Deliverables
- GDSII & CDL Netlist
- .lef for PnR
- Datasheet
- Technical Reference Manual, Design Document
Technical Specifications
Foundry, Node
0.13u Tower
Maturity
Silicon Implemented
Availability
Immediate
TSMC
Pre-Silicon:
130nm
LP
Tower
Pre-Silicon:
130nm
Related IPs
- Ultra low Quiescent current linear voltage regulator with 1.8V fixed output voltage
- Low Dropout (LDO) Capless Regulator
- Low Dropout (LDO) Capless Regulator
- Low Power 12bit 640Msps silicon proven High performance Current Steering DAC IP Core
- Low area 12bit 2.5Gsps silicon proven High performance Current Steering DAC IP Core
- Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode