Local ESD Protection Cell
Key Features
- Local ESD protection cell for 1.1V/2.5V/3.3V device in core area
- Cell Size (Width * height)71.78um x 162.5um, 53um x 76um
- Work voltage: 1.1V 2.5V 3.3Vpower
- SMIC 0.040um Logic Salicide 1.1V/2.5V low leakage Process
- Metal uses M1~M3
Technical Specifications
Foundry, Node
SMIC 40nm
Maturity
In Production
SMIC
Silicon Proven:
40nm
LL
Related IPs
- SMIC 65nm LL Local ESD protection cell
- 5.5V ESD Clamp Cell and 7V HV ESD Protection
- RF I/O Pad Set and Discrete RF ESD Protection Components
- SMIC 55nm LL ESD protection cell
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- RF I/O Pad Set and Discrete RF ESD Protection Components