Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference
Overview
-
Key Features
- Starring a PSRR of -65 dB at 20 kHz and a low intrinsic noise, combined with a low quiescent current of 110 uA, the nLR-VAIPO helps optimize the power management network for audio handheld applications such as smartphone and tablet.
- Small footprint: only 0.12 mm2 (including bandgap reference and POK circuit)
- Minimization of the overall system power, through the support of 3 modes of operation: normal, shutdown and bypass
- Eases integration in SoC nLR-VAIPO is delivered with behavioral models. These new views enable to build an optimized Power Management Network (PMNet) by verifying mode transitions as well as noise propagation.
Block Diagram
Technical Specifications
Foundry, Node
SMIC 55nm LL
Maturity
Pre-silicon
SMIC
Pre-Silicon:
55nm
LL
Related IPs
- Linear regulator, low-noise optimized for sensitive analog loads such as CODEC and Reference
- Linear Regulator, Low-noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Fast load transient respons voltage regulator optimized for sensitive application such as RF blocks
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks