Linear Regulator IP, UMC 40nm LP process
Overview
3.3V to 1.1V/100mA REG, Linear Regulator, UMC 40nm LP/RVT Low-K Logic process.
Technical Specifications
Short description
Linear Regulator IP, UMC 40nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- TSMC 40nm LP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- Single Port SRAM Compiler IP, UMC 65nm SP process
- 30 mA linear voltage regulator
- Linear Regulator, Fast load transient respons voltage regulator optimized for sensitive application such as RF blocks
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process