The voltage regulator consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the impedance of a pass PMOS transistor for stabilization of output voltage at a set level. The output voltage adjustment is defined by the digital code OV<1:0>. It is able to change a feedback divider transfer ratio in range of 0.6 / 0.7 / 0.8 / 0.9.
The block is fabricated on TSMC SiGe BiCMOS 0.18 um technology.
LDO voltage regulator
Overview
Key Features
- TSMC BiCMOS SiGe 180 nm
- Low drop out
- Low current consumption
- Output voltage digital adjustment
- Portable to other technologies (upon request)
Applications
- Supply voltage sensitive circuits
Deliverables
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
TSMC BiCMOS SiGe 180 nm
Maturity
Silicon proven
Availability
Now
TSMC
Silicon Proven:
180nm
Related IPs
- Linear LDO Low-Dropout Voltage Regulator GlobalFoundries
- Linear LDO Low-Dropout Voltage Regulator Samsung
- Linear LDO Low-Dropout Voltage Regulator SMIC
- Linear LDO Low-Dropout Voltage Regulator TSMC
- Linear LDO Low-Dropout Voltage Regulator UMC
- 30mA 2-channel LDO voltage regulator (output voltage each channel 1.0V)