LDO linear regulator in TSMC 22ULL to supply logic and analog domains - up to 5.5 V input supply
Overview
LDO linear regulator in TSMC 22ULL to supply logic and analog domains - up to 5.5 V input supply
Key Features
- Low leakage current suitable for deep sleep modes
- Low quiescent current for higher efficiency at light load
- High PSRR to supply analog loads
- Support input supply voltage up to 5.5 V
Technical Specifications
Foundry, Node
TSMC 22nm uLL
Maturity
Pre-silicon
TSMC
Pre-Silicon:
22nm
Related IPs
- Low-leakage LDO for logic and analog domains supply up to 5.5 Vin - High temperature (Grade 1, Tj=150°)
- Low-leakage LDO for logic and analog domains supply up to 5.5 Vin - High temperature (Grade 1, Tj=150°)
- Low-leakage LDO in TSMC 22ULL to supply logic and analog domains (up to 3.63V input supply)
- Low-leakage LDO in TSMC 22ULL to supply logic and analog domains (up to 3.63V input supply)
- Low-leakage LDO in SMIC 40EF to supply logic and analog domains (up to 5.5V input supply)
- Low-leakage LDO in TSMC 40 ULP to supply logic and analog domains (up to 5.5V input supply)