Vendor: Logic Fruit Technologies Category: JESD204

JESD204C Transmitter and Receiver

Logic Fruit Technologies has developed a JESD204C RTL IP supporting lane rates up to 32 Gbps for high-bandwidth applications.

Overview

Logic Fruit Technologies has developed a JESD204C RTL IP supporting lane rates up to 32 Gbps for high-bandwidth applications. It features improved efficiency with 64B66B and 8B10B link layers, error correction (FEC), better DC balance, and reduced overhead (3.125%). This IP is ideal for 5G, medical, and military applications, ensuring deterministic latency.

Key features

  • With the addition of error correction and Detection(FEC, CRC), cutting-edge instrumentation and other applications can operate without any errors.
  • Offers better DC balance, clock recovery and data alignment compared to JESD204B.
  • The bit overhead is 3.125% which is much smaller than JESD204B (~ 25%).
  • Provides interface for serializing devices from some system designs, reducing space, power, and cost.
  • It supports interface requirements of high megabit and Gigabit data rates for various applications such as 5G cellular equipments, test equipments, medical devices, military warfare and so on.
  • Mechanism to achieve Deterministic latency across the serial link.

Block Diagram

Benefits

  • With the addition of error correction and Detection(FEC, CRC), cutting-edge instrumentation and other applications can operate without any errors.
  • Offers better DC balance, clock recovery and data alignment compared to JESD204B.
  • The bit overhead is 3.125% which is much smaller than JESD204B (~ 25%).
  • Provides interface for serializing devices from some system designs, reducing space, power, and cost.
  • It supports interface requirements of high megabit and Gigabit data rates for various applications such as 5G cellular equipments, test equipments, medical devices, military warfare and so on.
  • Mechanism to achieve Deterministic latency across the serial link.

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
JESD204C Transmitter and Receiver
Vendor
Logic Fruit Technologies

Provider

Logic Fruit Technologies
HQ: India
Logic Fruit Technologies designs and deploys embedded solutions for customers around the world. The company has specific experience FPGA Design Services, Hardware Design Services, RTL Testing, variety of Digital Protocols, Communication Buses and Tools, including 1G, 10G Ethernet, PCIe, DIGRF, USB3.0, STM, HDMI, and software-defined radio (SDR), as well as Encryption, Protocol Compliance, Signal Generation, Data Analysis, IoT Technology, and Multiple Image Processing Techniques.

Learn more about JESD204 IP core

JESD204 Frame Mapping explained from converter samples to lanes

The JESD204 Transport Layer oversees converter data mapping onto a set of JESD204 Lanes. The nature of these lanes is dependent on the version of the JESD204 standard and a function of the PCS and over the years despite the Serdes technology changing with ever increasing line rates, the function and features of the Transport Layer remained the same

Multiple ways JESD204 performs bitstream alignment

Bitstream alignment is a function of the Receiver (RX), as seen in the figure below it is the first functional block of the receiver right after the clock domain crossing (CDC) and gear boxing which are quite generic Serdes adaptation layer that can be found in almost every design working with a Serdes.

Frequently asked questions about JESD204 IP cores

What is JESD204C Transmitter and Receiver?

JESD204C Transmitter and Receiver is a JESD204 IP core from Logic Fruit Technologies listed on Semi IP Hub.

How should engineers evaluate this JESD204?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this JESD204 IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP