IO 3.3V eMMC in GF (22nm)
Overview
Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions. Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations. It includes an optional digi logic circuitry which is required for high-speed operations. It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards.
Key Features
- Completely hardened PHY solution along with programmable delay chains & I/Os
- Fully selectable output impedance
- Compliant with eMMC 5.1 (JESD84-B51A) and SDIO 3.0 JEDEC Standard
- Automotive G1/G2 supported, ASIL-B certified
- Interoperability checks done with Synopsys Controllers
- HBM 2KV, CDM 500V(up to 7A), Latch-up +/-100 mA @ 125C
- Silicon validated IP
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Technical Specifications
Foundry, Node
GF 22nm - FDX
Maturity
Available on request
Availability
Available
GLOBALFOUNDRIES
Pre-Silicon:
22nm
Related IPs
- 1.8V/3.3V Switchable GPIO With 3.3V I2C Open Drain & Analog in 22nm
- IO I3C 3.3V in GF (22nm)
- IO I2C 3.3V in GF (22nm)
- PCIe 2.0 PHY in GF (40nm, 28nm, 22nm, 12nm)
- NVM OTP in GF (180nm, 130nm, 65nm, 55nm, 40nm, 28nm, 22nm, 12nm)
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL