IO 3.3V eMMC in GF (22nm)
Overview
Synopsys SD/eMMC PHY provides an optimal balance for cost and performance for storage solutions. Synopsys SD/eMMC PHY is a hard IP that can be used to implement a single interface that can accomplish 4-bit, 8-bit eMMC & 4-bit SD operations. It includes an optional digi logic circuitry which is required for high-speed operations. It complies with eMMC 5.1 (JESD84-B51A) and SDIO 6.0 JEDEC standards.
Key Features
- Completely hardened PHY solution along with programmable delay chains & I/Os
- Fully selectable output impedance
- Compliant with eMMC 5.1 (JESD84-B51A) and SDIO 3.0 JEDEC Standard
- Automotive G1/G2 supported, ASIL-B certified
- Interoperability checks done with Synopsys Controllers
- HBM 2KV, CDM 500V(up to 7A), Latch-up +/-100 mA @ 125C
- Silicon validated IP
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Technical Specifications
Short description
IO 3.3V eMMC in GF (22nm)
Vendor
Vendor Name
Foundry, Node
GF 22nm - FDX
Maturity
Available on request
Availability
Available
GLOBALFOUNDRIES
Pre-Silicon:
22nm
Related IPs
- 3.3V I/O Library with I2C compliant ODIO IN GF 65/55nm
- Ultra-low leakage I/O Library in TSMC 22nm
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in GF 22nm (Silicon Proven)
- 1.5V to 3.3V GPIO with Tri-State Output Driver in GF 180nm
- 1.8V and 3.3V Radiation-Hardened GPIO with Optimized LDO in GF 12nm
- Ultra-low leakage I/O Library in TSMC 22nm