Image Signal Processor IP Core

Overview

This is an IP core for the ISP (Image Signal Processor) that processes image data input from the image sensor.

Key Features

  • Compatible with Bayer filters on image sensors
  • Implementable on both ASIC and FPGA
  • Input/output I/F conforms to AMBA
  • Maximum image size: 4K x 2K pixels
  • Supports RGB, YCbCr formats (No sensor correction)
  • Equipped with the following functions
    • Sensor correction:Black level correction , Demosaic , Color correction
    • Automatic correction:AWB(Auto White Balance) ,  AE (Auto Exposure)
    • Image correction: Tone curve correction, Gamma correction  Color space conversion

Block Diagram

Image Signal Processor IP Core Block Diagram

Technical Specifications

×
Semiconductor IP