1588Tiny is a IEEE1588-2008 V2 Slave Only hard-only compliant clock synchronization IP core for Xilinx FPGAs. It is focused on equipments that requires basic IEEE 1588 functionality using the minimum resources. 1588Tiny is capable of accurately time-stamping IEEE 1588 telegrams and also provides a synchronized clock using only hardware modules.
An embedded processor is not required, nor a generic Ethernet MAC. 1588Tiny includes an optimized Ethernet MAC to process PTP frames. It supports Power Profile and IEC 61850 and it can also support other profiles. The reference design targets AVNET Spartan-6 FPGA LX9 Microboard.
IEEE 1588 V2 CPU-less Slave Clock
Overview
Key Features
- IP core netlist ready for seamless integration in Vivado design flow
- Available profiles: Power, IEC 61850 (Power Utility) and Default
Applications
- Equipments for Energy Market
- Industrial Ethernet communications
- Wired Networks synchronization
- Home Automation
- Military and Aerospace
Technical Specifications
Short description
IEEE 1588 V2 CPU-less Slave Clock
Vendor
Vendor Name
Related IPs
- IEEE 1588 V2 Ordinary and Boundary Clock
- IEEE 1588 Boundary, Slave And Master Clock
- IEEE 1588 Boundary, Slave And Master Clock
- IEEE 1588 Boundary, Slave And Master Clock
- syn1588® enabled IEEE 1588 compliant clock synchronisation
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU