A highly customizable processor IP, that supports the Lua scripting language.
Highly customizable processor IP supporting the Lua scripting language
Overview
Key Features
- Native execution of the Lua scripting language, including
- REPL
- Non-volatile program storage
- Rich, full featured API
- Constants
- Functions
- Interrupts
- Build-time configurable, including:
- Number of supported processor cores (maximum of eight)
- Stack / Heap size, per core
- Support for a configurable number and type of digital I/O protocols (GPIO, PWM, SPI etc)
- Support for an FPGA fabric bus
- Support for inter-core communication
- Support for inter-core synchronization
- Support for timers, hardware watchdogs and interrupts
- Run-time configurable, including:
- Digital I/O Pin type (i.e. GPIO, UART, SPI etc)
- API
- Interrupts
- Timers
- Each processor core is heterogeneous
- Ultra-small footprint (minimal configuration) of only 1750 LUTs (AMD / Xilinx 28nm fabric) and 5 BRAM (20 kB)
- Clock frequency up to 500 MHz (AMD / Xilinx 16nm fabric)
- Simple UART-based user interface
Block Diagram
Technical Specifications
Short description
Highly customizable processor IP supporting the Lua scripting language
Vendor
Vendor Name
Related IPs
- Neural engine IP - AI Inference for the Highest Performing Systems
- 8-stage, dual-issue, highly efficient in-order pipeline compatible with the RISC-V RV64GCV ISA
- HBM3 Controller IP is optimized for power, latency, bandwidth, and area, supporting the JEDEC HBM3 standard
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NIST P-256/P-384 ECDH+ECDSA - Compact ECC IP Cores supporting ECDH and ECDSA on NIST P-256/P-384
- "Image Signal Processor" with the minimum functions required for image processing system