High Speed Integer PLL IP

Overview

The PLL IP is a high speed, wide range, integer PLL with small physical area.

PLL is designed to multiply an input clock signal by an integer 40 and 50. The output is 2.5GHz with 50% duty cycle with quadrature phases.

Key Features

Up to 4Ghz clock output
Wide range of multiplicand
Small physical area
TEST pin integrated

Block Diagram

Deliverables

Detailed Specification and Integration guide
LEF abstract
GDSII layout and Mapping files
LVS compatible netlist
Verilog-A Model

Technical Specifications

Foundry, Node

28nm

Maturity

In Production

Availability

Immediate

Request Info

Related IPs

Ultra low Power High Speed 500MHz integer-N PLL IP Core
Ultra low Power High Speed 150MHz integer-N PLL IP Core
High speed NoC (Network On-Chip) Interconnect IP
High Speed Fractional PLL with SSC
High Speed 1.5GHz Frac-N PLL IP Core
Low Power High Speed 1.2GHz Frac-N PLL IP Core