High-Speed Digital PLL (0.5-7.5 GHz) in TSMC 40G CMOS
Overview
Granite SemicCom's Digital PLL is intended for applications such the Clock-Multiplying-Unit in a SERDES or a Clock-Driver with fractional-N division capability. It has been realized in TSMC's 40G technology, does not require off-chip components, is highly reconfigurable, and has very good jitter performance (with on-chip accummulated jitter measurement). It is high speed, can be programmed over a wide range (guaranteed 0.5-7.5 GHz output), is low in power (32 mW at 5GHz), requires only a minimal silicon area, and includes an output driver capable of driving off-chip into 50 ohms at full-speed. Since most of the high-speed circuitry is digital, it is also readily customizable and portable to other technologies.
Key Features
- Wide range and programmability (0.5GHz to 7.5GHz)
- Predictability
- Easy Porting
- Size (0.11mm^2)
- Power (32mW at 5Ghz)
- Jitter (1.6ps accummulated at 5Ghz)
- Testing (on chip process monitoring, lock detect, and accummulated jitter measurement)
- Temperature Stability
- Fast Locking
Technical Specifications
Foundry, Node
TSMC 40G CMOS
Availability
Now
TSMC
Silicon Proven:
40nm
G
Related IPs
- Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS
- 8-bit <=25GSa/s High-speed Low power ADC in 16nm TSMC CMOS
- TSMC 40G Combo IO with 2Gb/s LVDS and CMOS GPIO
- Programmable CMOS PLL high-frequency divider
- 600MHz General Purpose Clock Multiplier PLL for 180n CMOS
- Low Power Clock Multiplier PLL for 40nm TSMC ULP CMOS