The SiFive Intelligence VIU75 Standard Core is a single-core instantiation of our RISC-V application processor with vector extensions and is capable of supporting full-featured operating systems such as Linux.
The VIU75 is ideal for applications requiring high-throughput, single-thread performance while under power constraints (e.g., AR, VR, sensor hubs, IVI systems, IP cameras, digital cameras, gaming devices).
High performance Linux capable vector processor
Overview
Key Features
- Base core derived from SiFive U7 series
- RV64GCV ISA with Sv39 or Sv48 support
- 8-stage dual-issue in-order pipeline with decoupled vector unit
- Machine, Supervisor, and User privilege modes
- Full TLB-based MMU for Linux-based environments
- Single and Coherent multi-core IP platform options
- RISC-V Vector ISA extensions v1.0
- Floating-point, fixed-point, and integer data types
- Vector computation up to 256b/cycle on 8b to 64b datatypes
- Other key attributes support
- Configurable S7 core(s) can support System boot/monitor, Sensor Hub/Fusion, and Security Co-Processor
- Private L2$
- Up to 16 PMP regions with 4KB granularity
- Supports SiFive WorldGuard security
- Leverages existing SiFive Insight Advanced Trace & Debug hardware solutions
Block Diagram
Deliverables
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Technical Specifications
Availability
Now
Related IPs
- High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP
- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- Ultra High Performance 32-bit RISC-V Embedded Processor
- Ultra High Performance 64-bit RISC-V Embedded Processor
- High Performance 64-bit RISC-V Multi-Core Application Processor