Vendor: Systemyde International Corp. Category: CPU

High-performance implementation of Z80/Z180 instruction set

Two clock cycle machine cycle implementation of the Z80/Z180 instruction set.

Overview

Two clock cycle machine cycle implementation of the Z80/Z180 instruction set. Optimized for ASIC or FPGA implementations.

This machine structure is derived from that used in the Rabbit
Semiconductor microprocessors. Performance for those
designs (which are more complex) is 200MHz in 90nm, or
100MIPS peak.

Key features

  • Full Z80/Z180 instruction set. Separate memory and I/O buses,
  • optimized for direct connection to standard ASIC or FPGA
  • memories and industry-standard peripheral functions. Separate
  • interrupt vector bus for use with an optionaql external interrupt
  • controller.
  • Optional full test suite.
  • Optional full internal design documentation.

Benefits

  • Full Z80/Z180 code compatibility.
  • Average 33% clock cycle performance improvement over the
  • standard Z180 timing. Average 50% clock cycle performance
  • improvement over the standard Z80 timing.
  • Uniform machine cycle timing makes interface design simple.
  • Dedicated buses also simplify interface design.

What’s Included?

  • Verilog source code.
  • Optional test suite.
  • Optional internal design documentation.

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Y90
Vendor
Systemyde International Corp.
Type
Silicon IP

Provider

Systemyde International Corp.
HQ: USA
Systemyde (pronounced system-wide) International Corporation develops Intellectual Property (IP), in the form of synthesizable Verilog HDL models. We specialize in Z80, Z180 and Z8000-compatible processors and peripheral controllers, although we have a broad range of design experience. Our Verilog HDL models can be used in FPGA, ASIC or full custom implementations. Systemyde designed all five generations of Rabbit microprocessors and have full core rights to these designs. We also do custom design work. If you have a project please contact us.

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is High-performance implementation of Z80/Z180 instruction set?

High-performance implementation of Z80/Z180 instruction set is a CPU IP core from Systemyde International Corp. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP