High-performance and power-efficient processor core based on RISC-V Instruction Set Architecture (ISA)
Key Features
- Customization For Domain-Specific Needs
- Compatible with standard RISC-V instruction set and allow for certain extensions
- Catering to various target application needs, by optimizing the performance, power dissipation and PPA; supporting on-demand configuration of processor core’s major functionality, SoC system-level IPs, interfaces and other IPs.
- Optimization of Energy Efficiency by Adopting Multiple Layers of Low Power Design
Benefits
- A-Series: targeted for high-performance computing scenarios, e.g. desktop, AI, DPU, Cloud/Server etc.
- AE-Series: the enhanced version of A-Series specialized for automotive cases, targeted for high-performance telematics applications, e.g. auto piloting etc.
- E-Series: targeted for high power efficiency computing, e.g. edge computing etc.
Technical Specifications
Related IPs
- High-performance 64-bit RISC-V architecture multi-core processor with AI vector acceleration engine
- Instruction Set Compatible with the 8052 8-bit Microcontroller Architecture
- High-performance implementation of Z80/Z180 instruction set
- Multifunctional DSP Architecture for High-Performance, Low-Power Audio/Voice/Sensing and Wireless Communication Applications
- High-performance Processor for Real-time and Linux Applications
- High-performance and low-power 2D vector graphics IP core