Xylon offers a complete logicBRICKS IP suite for implementing High-Dynamic Range (HDR) Image Signal Processing (ISP) pipelines in embedded designs based on Xilinx FPGA, SoC, MPSoC or ACAP programmable devices. HDR ISP pipelines enable crisp camera video under altering and rough lighting conditions in next-generation multi-channel embedded systems for use in automotive, surveillance, medical and similar video and vision AI applications.
logicBRICKS ISP IP cores enable parallel processing of multiple Ultra HD video inputs in different Xilinx devices, ranging from the small Xilinx Artix® FPGAs to the latest Xilinx Versal™ Adaptive Compute Acceleration Platform (ACAP) devices.
The logiREF-MULTICAM-ISP demonstrates these capabilities and shows how, in comparison to simple instantiation of multiple ISP pipelines within a single programmable device, Xylon’s logicBRICKS ISP pipeline allows for tremendous savings of up to 50 % of valuable programmable logic.
HDR ISP framework for multi-camera applications
Overview
Key Features
- Complete HDR ISP video processing framework for multi-channel vision and AI systems
- Demonstrates logicBRICKS HDR ISP pipeline for parallel processing of four automotive video cameras
- Fully compatible with Xylon logiISP-ZU-GMSL2 Evaluation Kit based on Xilinx Zynq UltraScale+ MPSoC
- Runs on Linux OS and includes logicBRICKS software drivers and demo applications
- Demonstrates programmable logic savings achieved by multiplexing of ISP functions
- Includes licensed* Xylon logicBRICKS IP cores
- Input resolution 1928x1208; output resolution 1920x1080
- HDMI display output through the Avnet HDMI FMC card, native DisplayPort support
- Jump-starts development and saves valuable design time
Block Diagram
Applications
- AD/ADAS,
- AI,
- guided robotics,
- drones,
- machine vision,
- AR/VR
- other vision applications
Technical Specifications
Short description
HDR ISP framework for multi-camera applications
Vendor
Vendor Name
Related IPs
- Compact High-Speed 64-bit CPU for Real-time and Linux Applications
- Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- Open-source compact microcontroller core with a 4-stage in-order pipeline for deeply embedded applications
- Multi-Standard-Serdes (MSS) IP optimized for Medium Reach (MR) and Very Short Reach (VSR) applications
- Video Design Framework for Multi-camera Vision Applications
- ACAP HDR Image Signal Processing Framework