The New Wave Design and Verification (New Wave DV) 1394b GP2Lynx core provides a complete IP solution for the GP2Lynx Link Layer of the 1394b protocol.
The core includes all functionality needed to meet the AS5643 specification including: Asynchronous Transmit, Isochronous Receive, STOF handling, STOF regulated transmit functions, and CRC generation/checking.
At the PHY-Link interface, the core is built for connecting to any PHY implementing the defined standard PHY-Link interface. This interface is compatible with the New Wave DV PHY IP core as well as discrete PHY Layer integrated circuits.
This core is targeted towards applications in aerospace and industrial vision, and has been used on a wide range of parts at varying operating rates. The core comes with test-benches and example code, making design integration a straightforward task.
Evaluation versions of the GP2Lynx Link Layer IP core are available and New Wave DV has a set of standard form-factor boards featuring FPGAs, 1394b connectors and transformers, and off-the-shelf reference designs for quick evaluation of the IP core.
GP2Lynx Layer IP Core for 1394b
Overview
Key Features
- AS5643 compliant interface with hardware based STOF offload
- Supports S100/S200/S400/S800/S1600/S3200 data rates
- Configurable number of GP2Lynx nodes in a single FPGA
- Legacy microprocessor or AXI host interface available
- Standard PHY-Link interface
Benefits
- Increase interface port density while reducing interface size and power
- Increased performance with hardware based AS5643 offload
- Additional diagnostics and programmable operation features
- Leverage proven technology for standard interface implementation
Block Diagram
Applications
- Avionics vehicle and mission systems
- Industrial/Machine vision systems
Deliverables
- Core is delivered in netlist format including constraint files
Technical Specifications
Availability
Now
Related IPs
- High-performance, low-power 2D composition IP core for embedded devices
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- 1394b FPGA Link Layer Controller
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- Vector Graphics IP core supporting OpenVG1.1 subset