GF 65nm 3.3V Standard Cell Library
Overview
GF 65nm 3.3V Standard Cell Library
Key Features
- GLOBALFOUNDRIES 65nm CMOS10SF
- Wide Variety of Cell Functions and Drive Strengths.
- Special Cell Library for 3.3V power domain
Technical Specifications
Foundry, Node
GLOBALFOUNDRIES 65nm
Maturity
Silicon proven
GLOBALFOUNDRIES
Pre-Silicon:
65nm
,
65nm
LP
,
65nm
LPe
Related IPs
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- IBM 65nm LPE 3.3V Standard Cell
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell
- Standard Cell Library in TSMC (12nm~180nm)
- 6 track High Density standard cell library at TSMC 180nm