General Purpose Multi-Voltage IO IP, UMC 28nm HLP process
Overview
UMC 28nm Logic and Mixed-Mode HLP/RVT process Multi-Voltage BOAC IO Cell Library (with customized PU/PD function).
Technical Specifications
Foundry, Node
UMC 28nm HLP
UMC
Pre-Silicon:
28nm
HLP
Related IPs
- 3.3V general purpose I/O for 28nm CMOS
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- 1.8V General Purpose I/O Inline Pad Set
- 1.8V Fault Tolerant General Purpose I/O Staggered Pad Set
- 1.8V Fault Tolerant General Purpose I/O Inline Pad Set