FXAFE030HH0L is an Analog Front End IP for image processing applications. FXAFE030HH0L is fabricated in UMC 40 nm logic LP/HVT Low-K process to implement a signal processing solution for scanners, video and imaging applications. _x005F_x000D_
Overview
FXAFE030HH0L is an Analog Front End IP for image processing applications. FXAFE030HH0L is fabricated in UMC 40 nm logic LP/HVT Low-K process to implement a signal processing solution for scanners, video and imaging applications.
Technical Specifications
Foundry, Node
UMC 40nm Logic/Mixed_Mode LP
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- Chiplet Interconnect - Die-to-die interconnect IP solutions for advanced and standard packaging applications
- The FastMath Pack is a math processing accelerator for the ARC HS family
- Embedded Hardware Security Module for Automotive and Advanced Applications
- Enhanced Neural Processing Unit for safety providing 32,768 MACs/cycle of performance for AI applications
- Image Signal Processor IP - Ultra-low power image signal processing for AIoT and wearable markets
- Image Signal Processor IP - High performance image signal processing for auto and industrial markets