Fractional N PLL 8.5-11.3GHz in GF N65
Overview
PMCC_PLL12GFN is a macro-block designed for synthesizing the frequencies required for fiber optic transceivers and serdes using convenient reference frequencies. Fractional N divider is implemented for support of different clocking modes: 79:85, 85:79 (FEC+G.709) 14:15, 15:14 (FEC only) 237:239, 239:237 (G.709 only) 255:239, 239:255 (add FEC to G709 frame). The PLL except modulator is implemented based on differential CML logic for robust operation under strong noise coupling through power, ground and substrate. All biasing currents are programmable within +/-30% for operational margin estimation. Layout is designed using IBM CMOS10LPE 5_01_00_01_LD metal stack. Control functions and layout configuration can be customized upon special agreement.
Key Features
- Clock monitor output
- Stand-by mode
- 1.2V Power Supply
- Adjustable (+/-30%) reference current
- LOL detection
Deliverables
- GDS, netlist, documentation, schematics, testbench.
Technical Specifications
Foundry, Node
GF N65 LP
Maturity
In Fab
Availability
1 week
GLOBALFOUNDRIES
In Production:
65nm
Pre-Silicon: 65nm LP
Silicon Proven: 65nm LP
Pre-Silicon: 65nm LP
Silicon Proven: 65nm LP
Related IPs
- Fractional N Clock PLL
- 10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 12FFC, N/S orientation
- 10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 22ULL 1.8V, N/S orientation
- 10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 40LP
- Ultra-Low Power Fractional PLL IP in in TSMC (12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
- High Speed Fractional PLL with SSC