This macro-cell is a flexible general purpose oscillator core designed for TSMC 40nm CRN40LP CMOS technology. This IP can be customized upon customer request.
The customized CM4018hlf IP oscillates at a specific frequency selected between 200kHz and 20MHz, and consumes a proportional quiescent current (typ. 1.8uA to 13uA). An external 1.3uA bias current is required for proper operation, this can be implemented with Chipus CM1218hl voltage & current reference IP. A 4-bit digital bus allows frequency calibration against process variations with ±2.5% precision.
The core is easily retargeted to any other CMOS technology
due to its MOSFET-only oscillator architecture.
Flexible 200kHz-20MHz Oscillator - Customizable frequency, Low Power in TSMC 40nm
Overview
Key Features
- Supply voltage from 1.0–1.2V
- Oscillating Frequency 200kHz-20MHz
- Load capacitance: < 100fF
- Precision ±2.5% (after trimming)
- 4-bit process trimming
- Low current (typ. 2–13 uA@1.1V)
- Indicative area: 0.0022mm2
Block Diagram
Applications
- Microcontrollers
- Battery powered equipment
- General Purpose ICs
Deliverables
- Datasheet/Integration Guide
- HDL Model
- Flat GDSII database/LVS netlist
- Customer Support
Technical Specifications
Foundry, Node
TSMC 40nm
Maturity
Silicon Proven
Silterra
Silicon Proven:
180nm
Related IPs
- 8-bit <=25GSa/s High-speed Low power ADC in 16nm TSMC CMOS
- Low power 32-bit processor supporting single precision floating point in hardware
- MIPI D-PHY Rx-Only 2 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
- MIPI D-PHY Rx-Only 4 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
- 112G Ultra-Low Power VSR PHY in TSMC N5 for optical modules and accelerators
- Ultra Low Power AI core