This State of Art IP to Hide, Protect and Secure Mission Critical Data from environmental effects and hacker Attacks. Also, keep Data Stable in different Attacks, EMP, voltage serge and clock variations across the life of the Product. Hide it completely from SPA/DPA, Probing, Invasive and Noninvasive Analysis.
Fault Resistant General Purpose Resister
Overview
Key Features
- 1. Data Protection from Electromagnetic Noise and hazards to keep it stable much longer duration.
- 2. Data Protection from Invasive and Noninvasive attacks.
- 3. Option available with password protection on certain range of registers.
- 4. AMBA APB, AHB and AXI Slave Interfaces supported.
Benefits
- 1. Low Gate count,
- 2. Configurable to create multiple master regions.
- 3. Soft Configurable to manage access of different master on certain regions of registers.
- 4. Option to enable/ disable password based control on different regions.
- 5. Protects data from all possible combination of issues of different environmental issues and hacking events.
- 6. Fault Resistant.
Applications
- Can be used to store runtime mission critical data which need lots of stability.
Deliverables
- 1. Source Code in verilog.
- 2. Test Bench.
- 3. Simulation Scripts.
- 4. Synthesys scripts.
- 5. Documentation
- 6. User Guide.
Technical Specifications
Maturity
Stable
Availability
Avaliable
TSMC
Pre-Silicon:
40nm
LP
Related IPs
- Fault Resistant General Purpose timers
- 1.8V Fault Tolerant General Purpose I/O Staggered Pad Set
- 1.8V Fault Tolerant General Purpose I/O Inline Pad Set
- 3.3V Fault Tolerant General Purpose I/O Staggered Pad Set
- 3.3V Fault Tolerant General Purpose I/O Inline Pad Set
- General Purpose Input / Output Controller (GPIO)