Synopsys provides designers with silicon-proven, configurable eUSB2 PHYs that are compliant with the USB-Implementers Forum (USB-IF) eUSB2 and USB 2.0 specifications. Synopsys eUSB2 PHY IP has industry's best combination of low area and low power in leading process technologies from 7nm and below.
The Synopsys eUSB2 IP is built on years of customer successes with Synopsys’ silicon-proven USB PHY product line, which has been ported to over 100 process nodes ranging from 180nm to 5nm.
With over 3,000 design wins and over 4 billion silicon-proven units shipped, Synopsys' USB IP solution, consisting of digital controllers, PHYs, IP subsystems, and verification IP, enables designers to lower integration risk and speed time-to-market.
eUSB 2.0 PHY in TSMC (N5, N4P, N3E, N3P)
Overview
Key Features
- Compliant with eUSB2 specification rev 1.1
- Can be used in USB Host, Device, and Dual Role applications
- eUSB2 PHY and eUSB2 repeater supports USB 2.0 480Mbps (High Speed), 12Mbps (Full Speed) and 1.5Mbps (Low Speed) data rates
- eUSB2 PHY designed for the most advanced process nodes that does not support 3.3V signaling and 5V tolerance
- eUSB2 PHY interface: UTMI+ Level 3 specification
- eUSB2 Repeater is designed for mature process nodes that supports 3.3V signaling and 5V tolerance
Benefits
- Designed for advanced process nodes (7nm and below)
- Minimizes effects due to variations in process, voltage, temperature, package, and board parasitic Supports USB 2.0 480Mbps (High Speed), 12Mbps (Full Speed), and 1.5Mbps (Low Speed) data rates
- Connects to Synopsys IP USB 2.0, 3.0, 3.1, and 3.2 host, device, and dual role controllers Lowest power: Extended battery life in advanced mobile devices for eUSB2 chip-to-chip communication
Applications
- Smartphones
- Tablets
- Thin and light PCs, and hybrid PCs
- Laptop and desktop PCs
- Gaming, AR/VR
- Advanced wireless (5G modems, WiFi 6)
Technical Specifications
Foundry, Node
TSMC N5, N4P, N3E, N3P - FF, FFP, PFF, EFF
Availability
Contact the Vendor
TSMC
Pre-Silicon:
3nm
,
4nm
,
5nm
Related IPs
- PCIe 6.0 PHY in TSMC (N6, N5, N4P, N3P, N3E)
- UCIe-S PHY for Standard Package (x16) in TSMC N3E, North/South Orientation
- 32G PHY in TSMC (16nm, 12nm, N7, N6, N5, N5A, N3E. N3P)
- UCIe-S PHY for Standard Package (x32) in TSMC N3P, East/West Orientation
- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
- HBM3 V2 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N3E