Ethernet PCS 800G

Overview

High performance Ethernet PCS IP core for data centers, hyperscaler and AI applications

The 800G Ethernet PCS IP core is a silicon agnostic implementation of the Physical Coding Sublayer (PCS) described in the Ethernet standard IEEE 802.3-2020 and is compliant with Clause 170 and Clause 172 of the IEEE 802.3df specification.

800G  Ethernet PCS IP provides an interface between the Media Access Control (MAC) and Physical Medium Attachment (PMA) through a 32-lane parallel interface and offers an 800GMII interface on the other side.

The 800G Ethernet PCS IP core is verified using advanced methodologies for RTL design, HW verification, and interoperability testing. It has been optimized for size and is a rigorously tested solution to speed up project timelines.

The 800G Ethernet PCS IP supports 800G line rates, however, other Ethernet PCS speeds are also available, including the 100G Ethernet PCS, 200G and 400G Ethernet PCS. 

Key Features

Delivers Performance

  • Supports Ethernet speed of 800G
  • Complete 800GBASE-R with RS-FEC solution
  • Can be used in common 800G Ethernet PHY applications

Feature Rich

  • Configurable for several operating modes and speeds
  • Works with multiple SerDes widths
  • Clause 170 Reconciliation Sublayer (RS) and Media Independent Interface for 800 Gb/s (800GMII)
  • Clause 172 Physical Coding Sublayer (PCS), type 800GBASE-R
  • Clause 45 Management Data Input/Output (MDIO) Interface
  • 64B/66B encoding/decoding
  • Time Synchronization can optionally be included

Highly Configurable

  • BUS2IP is the default Slave PHY Management interface, with AXI, APB, MDIO being optional
  • Easy interfacing to standard MACs
  • Several common control bus standards are supported
  • Can be delivered with integrated MAC for plug and play
  • Includes test pattern Generator/Checker

Silicon Agnostic

  • Designed in SystemVerilog and targeting both ASICs and FPGAs

Block Diagram

Ethernet PCS 800G Block Diagram

Deliverables

The IP Core can be delivered in Source code or Encrypted format. The following deliverables will be provided with the IP Core license:

  • Solid documentation, including User Manual and Release Note
  • Simulation Environment, including Simple Testbed, Test case and Test Script
  • Programming Register Specification
  • Timing Constraints in Synopsys SDC format
  • Access to support system and direct support from Comcores Engineers
  • Synopsys SGDC Files (optional)
  • Synopsys Lint, CDC and Waivers (optional)

Technical Specifications

Short description
Ethernet PCS 800G
Vendor
Vendor Name
×
Semiconductor IP