Enhanced Neural Processing Unit for safety providing 8,192 MACs/cycle of performance for AI applications

Overview

The ASIL B or D Ready ARC NPX6FS NPUs enable automotive system-on-chip (SoC) designers to accelerate ISO 26262 certification of Advanced Driver Assistance Systems (ADAS) and autonomous vehicle systems that require artificial intelligence (AI) for vision, RADAR, LiDAR and / or sensor fusion.

The NPX6FS NPUs include state-of-the-art hardware safety features including diagnostic error injection, windowed watchdog timers, error classification, and software diagnostic tests as well as safety monitors and lockstep capabilities for safety-critical modules. The processors include dedicated safety mechanisms for ISO 26262 compliance and address the mixed criticality and virtualization requirements of next-generation zonal architectures.

Comprehensive safety documentation, including safety manuals, FMEDA and DFMEA reports, accelerate SoC-level functional safety assessments. These features enable designers to achieve high levels of fault coverage as required for ASIL certifications without a significant effect on performance, power or area compared to the non-ASIL Ready NPX6 NPUs.

The NPX6FS NPUs are fully programmable and combine the flexibility of software solutions with the high performance and low power consumption of dedicated hardware.

The NPX6FS NPUs are supported by the ASIL D Ready ARC MetaWare MX Development Toolkit for Safety to help simplify the development of ISO 26262-compliant software.

Key Features

  • Adds hardware safety features to NPX6 NPU, minimizing area and power impact
  • Supports ISO 26262 automotive safety standard
  • Supports CNNs, transformers, including generative AI, recommender networks, RNNs/LSTMs, etc
  • IP targets ASIL B and ASIL D compliance to ISO 26262
  • Optional software test libraries complement integrated hardware safety features to achieve ASIL B compliance
  • Supported by MetaWare MX Development Toolkit for Safety with ASIL D Ready compiler and graph mapping tool
  • Extensive safety documentation eases certification process

Block Diagram

Enhanced Neural Processing Unit for safety providing 8,192 MACs/cycle of performance for AI applications Block Diagram

Technical Specifications

×
Semiconductor IP