The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.
Emulation of RF and channel impairments in Verilog
Overview
Key Features
- DAC emulation - request p samples every q clock cycles
- IQ imbalance + DC offset
- PA amplitude compression and phase shift
- FIR type fading channel
- Frequency + sampling clock offset
- Additive White Gaussian Noise
- RX gain control with arbitrary definition of attenuation, pin setting, and delay
- Available as Verilog source code without vendor specific IP cores
Benefits
- Test and verify PHY implementations in real time
- Optimize parameters
- Create BER/FER curves in a fast and reproducible way
- Avoid the effort to connect a real RF
Deliverables
- Verilog source code
- Matlab/Octave control functions
- Documentation
Technical Specifications
Short description
Emulation of RF and channel impairments in Verilog
Vendor
Vendor Name
Foundry, Node
Related IPs
- HDMI, LVDS, RF and Analog Pads in TSMC 45/40nm
- 24-bit Cap-less ADC with 101 dB SNR, offering low power consumption and low latency, supporting 1 channel (mono) in TSMC 12FFC+
- RF I/O Pad Set and Discrete RF ESD Protection Components
- 5V I/O and ESD in TSMC 12nm FFC/FFC+
- All Digital Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 12LPP/14LPP