The DVB-T2/T IP is a silicon-proven IP core extracted from a production chip contains FEC. The DVB-T2 demodulator features microcontroller-assisted operation (embedded) enabling the fast-tracking and response times demanded by the T2 standard. There are no user registers to be programmed in this firmware-controlled demodulator. For the T standards, classical software control from the host processor and
programmable registers have been implemented. Even though the silicon implementation is highly optimized, allowing each standard to share common hardware blocks, the effort has been made to maintain a common look and feel with the other Demodulator IP cores.
The DVB-T2 and DVB-T demodulators IP core share a common input that may be operated in ZIF mode or in IF mode. Silicon as well as traditional CAN tuners are supported through a flexible IF/baseband interface with IF/BB AGC and I2C control.
It is Best-in-class, low-power standby mode IP core, to meet emerging energy standards for TV/STBs. Clock-rate management and improvements in channel acquisition efficiency enable a power-efficient standby mode.
DVB-T2/T Demodulator and Decoder IP (Silicon Proven)
Overview
Key Features
- DVB-T2 with T2-base profile of ETSI EN- 302755 v1.3.1,DTG7 v3 and Nordig Unified v2.4 compliant, 1.7-5-6-7 and 8 MHz normal and extended BW signals supported, GS streams, FEF and MISO supported
- DVB-T demodulator: Compliant with ETSI EN-300744 v1.5.1, DTG7 v3 and Nordig Unified v2.4 compliant, 6-7 and 8 MHz BW supported
- DVB-T/T2 compatible with zero-high- and legacy-IF tuners (CAN or silicon)
- Embedded microcontroller (DVB-T2 task sequencing by firmware and monitoring)
- Flexible clock management for advanced power saving
- JTAG and I2C serial bus interfaces
- I2C repeater for private tuner communications
Benefits
- Enables fast and seamless integration in complex digital TV systems such as iDTV, set-top boxes or PCTV dongles.
- Silicon Proven IP core
- Extracted from Production chip
- With Modifications rights
- Fully Packaged
Block Diagram
Applications
- Digital TV
- STB
- PCTV Dongles
Deliverables
- Verilog Source RTL Code plus Simulation Environment
- Verification Environment
- Integration support
- Datasheet/Integration Guide/Verification Guide
- Complete Package
- Pre and post-sales support
Technical Specifications
Foundry, Node
TSMC, SMIC, FDSOI
Maturity
In Production
Availability
Immediate
Related IPs
- DDR3/ DDR3L Combo PHY IP - 1600Mbps (Silicon Proven in UMC 40LP)
- DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
- DDR4/ LPDDR4/ DDR3L PHY IP - 1866Mbps (Silicon Proven in TSMC 28HPC+)
- BCH Encoder and Decoder IP Core
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- High-performance 2D (sprite graphics) GPU IP combining high pixel processing capacity and minimum gate count.